CY7C1392KV18 Datasheet - Cypress Semiconductor

CY7C1392KV18, 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture

CY7C1392KV18 CY7C1393KV18 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture .

datasheet Preview Page 1 from Datasheet4u.com

CY7C1392KV18-CypressSemiconductor.pdf

CY7C1392KV18 Datasheet Preview — Preview of CY7C1392KV18 PDF

Datasheet Details

Part number:

CY7C1392KV18

Manufacturer:

Cypress Semiconductor

File Size:

587.97 KB

Description:

18-Mbit DDR II SIO SRAM Two-Word Burst Architecture

Features

* 18-Mbit density (2M × 8, 1M × 18)
* 333-MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz
* Two input clocks (K and K) for precise DDR timing
* SRAM uses rising edges

CY7C1392KV18 Distributors

📁 Related Datasheet

CY7C131AE CY7C131E CY7C136AE CY7C136E CY7C1370C CY7C1370CV25

📌 All Tags

CY7C1392KV18 18-Mbit DDR SIO SRAM Two-Word Burst Architecture Cypress Semiconductor

Cypress Semiconductor CY7C1392KV18-like datasheet