CY7C2665KV18 Datasheet, Architecture, Cypress Semiconductor

CY7C2665KV18 Features

• Architecture
• Separate independent read and write data ports
• Supports concurrent transactions
• 550-MHz clock for high bandwidth
• Four-word burst for reducing ad

PDF File Details

Part number:

CY7C2665KV18

Manufacturer:

Cypress Semiconductor

File Size:

1.20MB

Download:

📄 Datasheet

Description:

144-mbit qdr ii+ sram four-word burst architecture.

TAGS

CY7C2665KV18

Cypress Semiconductor

📁 Related Datasheet

CY7C266 - 8Kx8 Power-Switched and Reprogrammable PROM (Cypress Semiconductor)
1CY7C266 CY7C266 8Kx8 Power-Switched and Reprogrammable PROM Features • CMOS for optimum speed/power • Windowed for reprogrammability • High speed —.

CY7C2663KV18 - 144-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2663KV18/CY7C2665KV18 144-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 144-Mbit QDR® II+ SRAM Four-Word Burs.

CY7C261 - 8K x 8 Power-Switched and Reprogrammable PROM (Cypress Semiconductor)
1 CY7C261 CY7C263/CY7C264 8K x 8 Power-Switched and Reprogrammable PROM Features • CMOS for optimum speed/power • Windowed for reprogrammability • H.

CY7C263 - 8K x 8 Power-Switched and Reprogrammable PROM (Cypress Semiconductor)
1 CY7C261 CY7C263/CY7C264 8K x 8 Power-Switched and Reprogrammable PROM Features • CMOS for optimum speed/power • Windowed for reprogrammability • .

CY7C264 - 8K x 8 Power-Switched and Reprogrammable PROM (Cypress Semiconductor)
1 CY7C261 CY7C263/CY7C264 8K x 8 Power-Switched and Reprogrammable PROM Features • CMOS for optimum speed/power • Windowed for reprogrammability • .

CY7C2642KV18 - 144-Mbit QDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2642KV18/CY7C2644KV18 144-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 144-Mbit QDR® II+ SRAM Two-Word Burst .

CY7C2644KV18 - 144-Mbit QDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2642KV18/CY7C2644KV18 144-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 144-Mbit QDR® II+ SRAM Two-Word Burst .

CY7C265 - 8K x 8 Registered PROM (Cypress Semiconductor)
65 CY7C265 8K x 8 Registered PROM Features • CMOS for optimum speed/power • High speed (Commercial) — 15 ns address set-up — 12 ns clock to output •.

CY7C2670KV18 - 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.

CY7C2163KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C2163KV18/CY7C2165KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit QDR® II+ SRAM Four-Word Burst .