Datasheet Details
| Part number | CY7C1380S |
|---|---|
| Manufacturer | Cypress |
| File Size | 733.83 KB |
| Description | 18-Mbit (512 K x 36/1 M x 18) Pipelined SRAM |
| Datasheet |
|
| Part number | CY7C1380S |
|---|---|
| Manufacturer | Cypress |
| File Size | 733.83 KB |
| Description | 18-Mbit (512 K x 36/1 M x 18) Pipelined SRAM |
| Datasheet |
|
Functional Description The CY7C1380S/CY7C1382S SRAM integrates 524,288 × 36 and 1,048,576 × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK).The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE1), depth-expansion chip enables (CE2 and CE3), burst control inputs (ADSC, ADSP, and ADV),
📁 CY7C1380S Similar Datasheet