Datasheet4U.com

CY7C2163KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture

Cypress Semiconductor

📥 Download Datasheet

CY7C2163KV18 Datasheet Preview — Preview of CY7C2163KV18 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number: CY7C2163KV18
Manufacturer: Cypress Semiconductor
File Size: 623.35 KB
Datasheet: CY7C2163KV18-CypressSemiconductor.pdf
Description: 18-Mbit QDR II+ SRAM Four-Word Burst Architecture

CY7C2163KV18 Product details

Features

Separate independent read and write data ports.
Supports concurrent transactions.
550-MHz clock for high bandwidth.
Four-word burst for reducing address bus frequency.
Double data rate (DDR) interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz.
Available in 2.5 clock cycle latency.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Echo clocks (CQ and CQ) simplify data capture in high-speed.

📁 CY7C2163KV18 Similar Datasheet

CY7C225 - 512 x 8 Registered PROM (Cypress)
CY7C277 - 32K x 8 Reprogrammable Registered PROM (Cypress)
CY7C008 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
CY7C008V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
CY7C009 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
CY7C009V - 128K x 8 Dual-Port Static RAM (Cypress)
CY7C018 - 64K/128K x 8/9 Dual-Port Static RAM (Cypress)
CY7C018V - 3.3V 64K/128K x 8/9 Dual-Port Static RAM (Cypress)

Other Datasheets by Cypress Semiconductor

CY7C2165KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C2168KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture
CY7C2170KV18 - 18-Mbit DDR II+ SRAM Two-Word Burst Architecture
CY7C2245KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C225A - 512 x 8 Registered PROM
CY7C2262XV18 - 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture

Published: Mar 14, 2017 |