CY7C2168KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture

Cypress Semiconductor

Description

CY7C2168KV18/CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Arch.

📥 Download Datasheet

CY7C2168KV18 Datasheet Preview — Preview of CY7C2168KV18 PDF

Datasheet Specifications

Part number: CY7C2168KV18
Manufacturer: Cypress Semiconductor
File Size: 624.09 KB
Datasheet: CY7C2168KV18-CypressSemiconductor.pdf
Description: 18-Mbit DDR II+ SRAM Two-Word Burst Architecture

Features

* 18-Mbit density (1M × 18, 512K × 36)
* 550-MHz clock for high bandwidth
* Two-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz
* Available in 2.5 clock cycle latency
* Two input clocks (K and K) for

CY7C2168KV18 Distributors

📁 Related Datasheet

CY7C225 CY7C277 CY7C008 CY7C008V CY7C009 CY7C009V

📌 All Tags

CY7C2168KV18 18-Mbit DDR II + SRAM Two-Word Burst Architecture Cypress Semiconductor

Cypress Semiconductor CY7C2168KV18-like datasheet