CY7C2262XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture

Cypress Semiconductor

Description

CY7C2262XV18/CY7C2264XV18 36-Mbit QDR® II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 36-Mbit QDR® II+ Xtreme SRAM Two.

📥 Download Datasheet

CY7C2262XV18 Datasheet Preview — Preview of CY7C2262XV18 PDF

Datasheet Specifications

Part number: CY7C2262XV18
Manufacturer: Cypress Semiconductor
File Size: 647.92 KB
Datasheet: CY7C2262XV18-CypressSemiconductor.pdf
Description: 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture

Features

* Separate independent read and write data ports
* Supports concurrent transactions
* 450 MHz clock for high bandwidth
* 2-word burst for reducing address bus frequency
* Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 900 MHz) at 450 MHz

CY7C2262XV18 Distributors

📁 Related Datasheet

CY7C225 CY7C277 CY7C008 CY7C008V CY7C009 CY7C009V

📌 All Tags

CY7C2262XV18 36-Mbit QDR II + Xtreme SRAM Two-Word Burst Architecture Cypress Semiconductor

Cypress Semiconductor CY7C2262XV18-like datasheet