Datasheet4U.com

74AUP1G125 - SINGLE BUFFER GATE

Diodes

📥 Download Datasheet

74AUP1G125 Datasheet Preview — Preview of 74AUP1G125 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	74AUP1G125
Manufacturer	DIODES ↗
File Size	381.13 KB
Description	SINGLE BUFFER GATE
Datasheet	74AUP1G125-Diodes.pdf

74AUP1G125 Product details

Description

The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.

Features

Advanced Ultra Low Power (AUP) CMOS.
Supply Voltage Range from 0.8V to 3.6V.
±4mA Output Drive at 3.0V.
Low Static Power Consumption ICC < 0.9µA.
Low Dynamic Power Consumption CPD = 6.3pF (Typical at 3.6V).
Schmitt Trigger Action at all inputs makes the circuit tolerant for slower input rise and fall time. The hysteresis is typically 250mV at VCC = 3.0V.
IOFF Supports Partial-Power-Down Mode Operation.
ESD Protection Excee.

📁 74AUP1G125 Similar Datasheet

74AUP1G125-Q100 - Low-power buffer/line driver (nexperia)
74AUP1G126 - Low-Power buffer/line driver (NXP)
74AUP1G11 - Low-power 3-input AND gate (NXP)
74AUP1G132 - Low-power 2-input NAND Schmitt trigger (nexperia)
74AUP1G132-Q100 - Low-power 2-input NAND Schmitt trigger (nexperia)
74AUP1G14 - Low-power Schmitt-trigger inverter (NXP)
74AUP1G157 - Low-power 2-input multiplexer (nexperia)
74AUP1G157-Q100 - Low-power 2-input multiplexer (nexperia)

Other Datasheets by Diodes

74AUP1G17 - SINGLE SCHMITT-TRIGGER BUFFER
74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE
74AUP1G02 - SINGLE 2 INPUT POSITIVE NOR GATE
74AUP1G04 - SINGLE INVERTER GATE
74AUP1G06 - SINGLE INVERTER
74AUP1G07 - SINGLE BUFFER/DRIVER

Published: Jul 25, 2015 |