M12L2561616A-5TG2S Datasheet, Dram, ESMT

✔ M12L2561616A-5TG2S Features

JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs - CAS Latency (2 & 3) - Burst

✔ M12L2561616A-5TG2S Application

PIN CONFIGURATION (TOP VIEW) (TSOPII 54L, 400milX875mil Body, 0.8mm Pin Pitch) VDD 1 DQ0 2 VDDQ 3 DQ1 4

PDF File Details

ESMT manufacturer logo

Part number:

M12L2561616A-5TG2S

Manufacturer:

ESMT

File Size:

1.66MB

Download:

📄 Datasheet

Description:

Synchronous dram. The M12L2561616A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 16 bits. Synchronous

📥 Download PDF (1.66MB)

📁 Related Datasheet

M12L2561616A-5BG2S - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L2561616A-6BG2S - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L2561616A-6TG2S - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L2561616A-7BG2S - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L2561616A-7TG2S - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L2561616A - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

M12L128168A-5BG - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-5BG2N - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES y JEDEC standard 3.3V power supply y LVTTL patible with multiplexed address y Four banks operation y MRS cycle with address key.

M12L128168A-5BG2S - 2M x 16 Bit x 4 Banks Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL patible with multiplexed address Four banks operation MRS cycle with address key program.

M12L128168A-5BVAG2N - Synchronous DRAM (ESMT)
ESMT SDRAM FEATURES  JEDEC standard 3.3V power supply  LVTTL patible with multiplexed address  Four banks operation  MRS cycle with address key.

TAGS

M12L2561616A-5TG2S Synchronous DRAM ESMT