M14D1G1664A-1.5BG2S - DDR-II SDRAM

ESMT

📥 Download Datasheet

M14D1G1664A-1.5BG2S Datasheet Preview — Preview of M14D1G1664A-1.5BG2S PDF

Datasheet Details

Part number	M14D1G1664A-1.5BG2S
Manufacturer	ESMT
File Size	1.58 MB
Description	DDR-II SDRAM
Datasheet	M14D1G1664A-1.5BG2S-ESMT.pdf

M14D1G1664A-1.5BG2S Product details

Description

Pin Name A0~A12, BA0~BA2 DQ0~DQ15 RAS CAS WE VSS VDD DQS, DQS (LDQS, LDQS UDQS, UDQS) ODT NC Function Address inputs - Row address A0~A12 - Column address A0~A9 A10/AP : Auto Precharge BA0~BA2 : Bank selects (8 Banks) Data-in/Data-out Command input Command input Command input Ground Power Pin Name Function DM (LDM, UDM) DM is an input mask signal for write data.LDM is DM for DQ0~DQ7 and UDM is DM for DQ8~DQ15. CLK, CLK CKE CS VDDQ VSSQ VREF Differential clock input Clock enable Chip sel

Features

JEDEC Standard.
VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V.
Internal pipelined double-data-rate architecture; two data access per clock cycle.
Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.
On-chip DLL.
Differential clock inputs (CLK and CLK ).
DLL aligns DQ and DQS transition with CLK transition.
8 bank operation.
CAS Latency : 3, 4, 5, 6, 7.
Additive Latency: 0, 1, 2, 3, 4, 5, 6.

📁 M14D1G1664A-1.5BG2S Similar Datasheet

M140NWR1-R0 - TFT LCD (IVO)
M140NWR2-R0 - TFT LCD (IVO)
M140NWR2-R1 - TFT LCD (IVO)
M140NWR2-R2 - TFT LCD (IVO)
M141-X76C - TFT Color LCD (IMES)
M141-X76H - TFT Color LCD (IMES)
M141NWW1-101 - TFT LCD (MTDis)
M141NWW1-103 - TFT LCD Module (IVO)

Other Datasheets by ESMT

M14D1G1664A-1.5BG2P - DDR-II SDRAM
M14D1G1664A-1.6BG2P - DDR-II SDRAM
M14D1G1664A-1.6BG2S - DDR-II SDRAM
M14D1G1664A-1.8BG2P - DDR-II SDRAM
M14D1G1664A-1.8BG2S - DDR-II SDRAM
M14D1G1664A-2.5BG2P - DDR-II SDRAM

Published: Aug 18, 2025 |