M15T5121632A - 4M x 16-Bit x 8 Banks DDR3 SDRAM

ESMT

Datasheet Details

The 512Mb Double-Data-Rate-3 (DDR3(L)) DRAM is double data rate architecture to achieve high-speed operation.

and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a differential DQS pair in a source synchronous fashion. These devices operate with a single 1.35V -0.067V/+0.1V or 1.5V ± 0.075V power supply and are available in BGA packages. DDR3(L) SDRAM Addressing Configuration 32Mb x 16 # of Bank 8 Bank Address BA0.

📁 M15T5121632A Similar Datasheet

Other Datasheets by ESMT

Published: Apr 3, 2024 |