Datasheet4U.com

M53D1G3232A - Mobile DDR SDRAM

ESMT

📥 Download Datasheet

M53D1G3232A Datasheet Preview — Preview of M53D1G3232A PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	M53D1G3232A
Manufacturer	ESMT
File Size	1.32 MB
Description	Mobile DDR SDRAM
Datasheet	M53D1G3232A-ESMT.pdf

M53D1G3232A Product details

Features

JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS) No DLL; CLK to DQS is not synchronized. Differential clock inputs (CLK and CLK ) Four bank operation CAS Latency : 2, 3 Burst Type : Sequential and Interleave Burst Length : 2, 4, 8, 16 Special function support - PASR (Partial Array Self Refresh) - Internal TCSR (Temperature Compensated Self Refresh) - DS (Drive Strength) - Deep Power Down (DPD) Mode - Status Read Reg.

📁 M53D1G3232A Similar Datasheet

M53 - Triple-Balanced Mixer (Tyco Electronics)
M5300 - JIGH RELIABILITY CURRENT REGULATOR DIODES (Microsemi)
M5301 - JIGH RELIABILITY CURRENT REGULATOR DIODES (Microsemi)
M5302 - JIGH RELIABILITY CURRENT REGULATOR DIODES (Microsemi)
M5303 - JIGH RELIABILITY CURRENT REGULATOR DIODES (Microsemi)
M5304 - JIGH RELIABILITY CURRENT REGULATOR DIODES (Microsemi)
M5305 - JIGH RELIABILITY CURRENT REGULATOR DIODES (Microsemi)
M5306 - JIGH RELIABILITY CURRENT REGULATOR DIODES (Microsemi)

Other Datasheets by ESMT

M53D1G1664A - Mobile DDR SDRAM
M53D128168A - Mobile DDR SDRAM
M53D128324A - Mobile DDR SDRAM
M53D2561616A - Mobile DDR SDRAM
M53D256328A - LPDDR SDRAM
M53D5121632A - Mobile DDR SDRAM

Published: Sep 20, 2018 |