M53D256328A
ESMT
2.26MB
Lpddr sdram. Ball Name Function A0~A11, BA0~BA1 Address inputs - Row address A0~A11 - Column address A0~A8 A10/AP : AUTO Precharge BA0~BA1: Ba
TAGS
📁 Related Datasheet
M53D2561616A - Mobile DDR SDRAM
(ESMT)
ESMT
Mobile DDR SDRAM
Features
JEDEC Standard Internal pipelined double-data-rate architecture, two data
access per clock cycle Bi-directional d.
M53D128168A - Mobile DDR SDRAM
(ESMT)
ESMT
Mobile DDR SDRAM
Features
JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data st.
M53D128324A - Mobile DDR SDRAM
(ESMT)
ESMT
Mobile DDR SDRAM
Features
JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data st.
M53D1G1664A - Mobile DDR SDRAM
(ESMT)
ESMT
(Prliminary)
M53D1G1664A
Mobile DDR SDRAM
16M x16 Bit x 4 Banks
Mobile DDR SDRAM
Features
JEDEC Standard Internal pipelined double-data-.
M53D1G3232A - Mobile DDR SDRAM
(ESMT)
ESMT
(Prliminary)
Mobile DDR SDRAM
Features
JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-dir.
M53D5121632A - Mobile DDR SDRAM
(ESMT)
ESMT
Mobile DDR SDRAM
Features
JEDEC Standard Internal pipelined double-data-rate architecture, two data
access per clock cycle Bi-directional d.
M53D5123216A - Mobile DDR SDRAM
(ESMT)
ESMT
Mobile DDR SDRAM
Features
JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data st.
M53D64164A - Mobile DDR SDRAM
(ESMT)
ESMT
Mobile DDR SDRAM
Features
JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data st.
M53 - Triple-Balanced Mixer
(Tyco Electronics)
%& & '() * & '() + & '() %& ,*+ - . / 0 1 (+ '( 2&34*-55+ &6 4&+ 6 -*7 8 + ,- /96,8 + , (
# : ; < $ >$ # ## 5 ? = < >$ : : #.
M5300 - JIGH RELIABILITY CURRENT REGULATOR DIODES
(Microsemi)
.