Datasheet4U Logo Datasheet4U.com

M53D256328A Datasheet - ESMT

M53D256328A - LPDDR SDRAM

Ball Name Function A0~A11, BA0~BA1 Address inputs - Row address A0~A11 - Column address A0~A8 A10/AP : AUTO Precharge BA0~BA1: Bank selects (4 Banks) DQ0~DQ31 Data-in/Data-out RAS CAS WE VSS VDD DQS0~DQS3 Row address strobe Column address strobe Write enable Ground Power Bi-directional Data S

M53D256328A Features

* JEDEC Standard

* Internal pipelined double-data-rate architecture, two data access per clock cycle

* Bi-directional data strobe (DQS)

* No DLL; CLK to DQS is not synchronized.

* Differential clock inputs (CLK and CLK )

* Four bank operation

* CAS Latency : 3

* Burst

M53D256328A-ESMT.pdf

Preview of M53D256328A PDF
M53D256328A Datasheet Preview Page 2 M53D256328A Datasheet Preview Page 3

Datasheet Details

Part number:

M53D256328A

Manufacturer:

ESMT

File Size:

2.26 MB

Description:

Lpddr sdram.

📁 Related Datasheet

📌 All Tags