M53D2561616A Datasheet - ESMT

M53D2561616A Mobile DDR SDRAM

M53D2561616A Features

* JEDEC Standard

* Internal pipelined double-data-rate architecture, two data access per clock cycle

* Bi-directional data strobe (DQS)

* No DLL; CLK to DQS is not synchronized.

* Differential clock inputs (CLK and CLK )

* Four bank operation

* CAS Latency : 3

* Burst

Datasheet Details

M53D2561616A

ESMT

708.08 KB

Mobile ddr sdram.

📁 Related Datasheet

M53D256328A LPDDR SDRAM (ESMT)

M53D128168A Mobile DDR SDRAM (ESMT)

M53D128324A Mobile DDR SDRAM (ESMT)

M53D1G1664A Mobile DDR SDRAM (ESMT)

M53D1G3232A Mobile DDR SDRAM (ESMT)

M53D5121632A Mobile DDR SDRAM (ESMT)

M53D5123216A Mobile DDR SDRAM (ESMT)

M53D64164A Mobile DDR SDRAM (ESMT)

TAGS

M53D2561616A M53D2561616A Mobile DDR SDRAM ESMT

M53D2561616A Distributor