* Double-data-rate architecture; two data transfers per clock cycle
* The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture
* Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the re
EDE1108AJBG-8E-F Datasheet (537.89 KB)
EDE1108AJBG-8E-F
Elpida Memory
537.89 KB
1g bits ddr2 sdram.
DATA SHEET 1G bits DDR2 SDRAM EDE1108AJBG (128M words × 8 bits) EDE1116AJBG (64M words × 16 bits) Specifications Density: 1G bits .
📁 Related Datasheet
EDE1108AJBG 1G bits DDR2 SDRAM (Elpida Memory)
EDE1108AASE (EDE1104AASE / EDE1108AASE) 1G bits DDR2 SDRAM organized (Elpida Memory)
EDE1104AASE (EDE1104AASE / EDE1108AASE) 1G bits DDR2 SDRAM organized (Elpida Memory)
EDE1116AJBG 1G bits DDR2 SDRAM (Elpida Memory)
EDE1116AJBG-8E-F 1G bits DDR2 SDRAM (Elpida Memory)
EDE1144 Keypad Encoder IC (E-Lab)
EDE1200 Unipolar Stepper Motor IC (E-Lab)
EDE1204 Bi-Polar Stepper Motor IC (E-Lab)
EDE12400 BI-POLAR CHOPPER STEPPER MOTOR CONTROL MODULE (E-Lab)
EDE1400 Parallel-Printer Interface (E-Lab)
