Datasheet4U Logo Datasheet4U.com

74VHC138 - 3-to-8 Decoder/Demultiplexer

Description

The VHC138 is an advanced high speed CMOS 3-to-8 decoder/demultiplexer fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Features

  • s High Speed: tPD = 5.7ns (typ) at TA = 25°C s Low power dissipation: ICC = 4 µA (max. ) at TA = 25°C s High noise immunity: VNIH = VNIL = 28% VCC (min. ) s Power down protection provided on all inputs s Pin and function compatible with 74HC138 Ordering Code: Order Number Package Number Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74VHC138 3 TO 8 LINE DECODER STMicroelectronics
74VHC138FT 3-to-8 Line Decoder Toshiba
74VHC132 QUAD 2-INPUT SCHMITT NAND GATE STMicroelectronics
74VHC132 Quad 2-Input NAND Schmitt Trigger National Semiconductor
74VHC139 DUAL 2 TO 4 DECODER/DEMULTIPLEXER STMicroelectronics

Other Datasheets by Fairchild (onsemi)

Part Number Description
74VHC132 Quad 2-Input NAND Schmitt Trigger
74VHC139 Dual 2-to-4 Decoder/Demultiplexer
74VHC112 Dual J-K Flip-Flops
74VHC123A Dual Retriggerable Monostable Multivibrator
74VHC125 Quad Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74VHC138 3-to-8 Decoder/Demultiplexer November 1992 Revised April 1999 74VHC138 3-to-8 Decoder/Demultiplexer General Description The VHC138 is an advanced high speed CMOS 3-to-8 decoder/demultiplexer fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 binary select inputs (A0, A1 and A2) determine which one of the outputs (O0–O7) will go LOW. When enable input E3 is held LOW or either E1 or E2 is held HIGH, decoding function is inhibited and all outputs go HIGH. E3, E1 and E2 inputs are provided to ease cascade connection and for use as an address decoder for memory systems.
Published: |