74LS138 - Decoder/Demultiplexer

Fairchild Semiconductor

74LS138 Datasheet Preview — Preview of 74LS138 PDF

Datasheet Details

Part number	74LS138
Manufacturer	Fairchild Semiconductor
File Size	81.81 KB
Description	Decoder/Demultiplexer
Datasheet	74LS138_FairchildSemiconductor.pdf

74LS138 Product details

Description

These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times.

Features

s Designed specifically for high speed: Memory decoders Data transmission systems s DM74LS138 3-to-8-line decoders incorporates 3 enable inputs to simplify cascading and/or data reception s DM74LS139 contains two fully independent 2-to-4-line decoders/demultiplexers s Schottky clamped for high performance s Typical propagation delay (3 levels of logic) DM74LS138 DM74LS139 DM74LS138 DM74LS139 21 ns 21 ns 32 mW 34 mW s Typical power dissipation Ordering Code: Order Number DM74LS138M DM74LS138SJ.

📁 74LS138 Similar Datasheet

74LS13 - SCHMITT TRIGGERS DUAL GATE/HEX INVERTER (Motorola)
74LS132 - LOW POWER SCHOTTKY (ON Semiconductor)
74LS133 - 13-INPUT NAND GATE (Motorola)
74LS134 - 12-input NAND gate (ETC)
74LS137 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS (Motorola)
74LS139 - LOW POWER SCHOTTKY (ON Semiconductor)
74LS139A - Dual 2-Line To 4-Line Decoders/Demultiplexer (Texas Instruments)
74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)

Other Datasheets by Fairchild Semiconductor

74LS136 - Quad 2-Input Exclusive-OR Gate
74LS11 - Triple 3-Input AND Gate
74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
74LS12 - Dual Retriggerable One-Shot
74LS123 - Dual Retriggerable One-Shot
74LS125 - Quad 3-STATE Buffer

Published: Mar 23, 2005 |