Datasheet4U Logo Datasheet4U.com

MBM29DL162BD-90 - CMOS FLASH MEMORY

This page provides the datasheet information for the MBM29DL162BD-90, a member of the MBM29DL16xTD CMOS FLASH MEMORY family.

Description

Host system can program or erase in one bank, then immediately and simultaneously read from the other bank Zero latency between read and write operations Read-while-erase Read-while-program Single 3.0 V read, program, and erase Minimizes system level power requirements s PRODUCT LI

Features

  • 0.33 µm Process Technology.
  • Simultaneous Read/Write operations (dual bank) Multiple devices available with different bank sizes (Refer to “MBM29DL16XTD/BD Device Bank Divisions Table” in sGENERAL.

📥 Download Datasheet

Datasheet preview – MBM29DL162BD-90

📁 Similar Datasheet

  • MBM29DL162BD - CMOS FLASH MEMORY (Fujitsu Media Devices)
  • MBM29DL162TD - CMOS FLASH MEMORY (Fujitsu Media Devices)
  • MBM29DL162TE - CMOS FLASH MEMORY (Fujitsu Media Devices)
  • MBM29DL161BD - (MBM29DL16xTD/BD) FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT (Fujitsu Media Devices)
  • MBM29DL161BE - (MBM29DL16xTE/BE) 16M (2MX8/1MX16) BIT Dual Operation (Fujitsu Media Devices)
  • MBM29DL161TD - (MBM29DL16xTD/BD) FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT (Fujitsu Media Devices)
  • MBM29DL161TE - (MBM29DL16xTE/BE) 16M (2MX8/1MX16) BIT Dual Operation (Fujitsu Media Devices)
  • MBM29DL163BD - (MBM29DL16xTD/BD) FLASH MEMORY CMOS 16M (2M X 8/1M X 16) BIT (Fujitsu Media Devices)
  • MBM29DL163BE - (MBM29DL16xTE/BE) 16M (2MX8/1MX16) BIT Dual Operation (Fujitsu Media Devices)
  • MBM29DL163BE - (MBM29DL16xTE/BE) 16M (2MX8/1MX16) BIT Dual Operation (Fujitsu Media Devices)
Other Datasheets by Fujitsu

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com FUJITSU SEMICONDUCTOR DATA SHEET DS05-20874-7E FLASH MEMORY CMOS 16M (2M × 8/1M × 16) BIT Dual Operation MBM29DL16XTD/BD -70/90 s FEATURES • 0.33 µm Process Technology • Simultaneous Read/Write operations (dual bank) Multiple devices available with different bank sizes (Refer to “MBM29DL16XTD/BD Device Bank Divisions Table” in sGENERAL DESCRIPTION) Host system can program or erase in one bank, then immediately and simultaneously read from the other bank Zero latency between read and write operations Read-while-erase Read-while-program • Single 3.0 V read, program, and erase Minimizes system level power requirements s PRODUCT LINE UP (Continued) Part No. Ordering Part No. VCC = 3.3 V +0.3 V –0.3 V VCC = 3.0 V +0.6 V –0.
Published: |