Datasheet4U Logo Datasheet4U.com

HD74HC390 - Dual Decade Counters

Datasheet Summary

Description

The HD74HC390 incorporate dual decade counters, each composed of a divide-by-two and a divide-byfive counter.

The divide-by-two and divide-by-five counters can be cascaded to form dual decade, dual biquinary, or various combinations up to a single divide-by-100 counter.

Features

  • High Speed Operation: tpd (Clock A to QA) = 11 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Clock A X B X X X Clear H L L Operation Clear ÷2 and ÷5 Increment ÷2 Increment ÷5 HD74HC390 Pin Arrangement 1A 1Clear 1QA Output 1B 1QB Outputs 1QC 1QD GND 1 2 3 4 5 6 7 8 (Top view) CL.

📥 Download Datasheet

Datasheet preview – HD74HC390

Datasheet Details

Part number HD74HC390
Manufacturer Hitachi Semiconductor
File Size 51.52 KB
Description Dual Decade Counters
Datasheet download datasheet HD74HC390 Datasheet
Additional preview pages of the HD74HC390 datasheet.
Other Datasheets by Hitachi Semiconductor

Full PDF Text Transcription

Click to expand full text
HD74HC390 Dual Decade Counters Description The HD74HC390 incorporate dual decade counters, each composed of a divide-by-two and a divide-byfive counter. The divide-by-two and divide-by-five counters can be cascaded to form dual decade, dual biquinary, or various combinations up to a single divide-by-100 counter. The HD74HC390 is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set high all four bits of each counter are set to a low level. This enables count truncation and allows the implementation of divide-by-N counter configurations.
Published: |