Datasheet4U Logo Datasheet4U.com

HD74HC373 - Octal D-type Transparent Latches

Datasheet Summary

Description

When the latch enable input is high, the Q outputs of HD74HC373 will follow the D inputs and the Q outputs of HD74HC533 will follow the inversion of the D inputs.

When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.

Features

  • High Speed Operation: tpd (D to Q) = 16 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 15 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) HD74HC373P HD74HC533P DILP-20 pin PRDP0020AC-B (DP-20NEV) HD74HC373FPEL HD74HC533FPEL SOP-20 pin (JEITA) PRSP0020DD-.

📥 Download Datasheet

Datasheet preview – HD74HC373

Datasheet Details

Part number HD74HC373
Manufacturer Renesas
File Size 134.47 KB
Description Octal D-type Transparent Latches
Datasheet download datasheet HD74HC373 Datasheet
Additional preview pages of the HD74HC373 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC373, HD74HC533 Octal D-type Transparent Latches (with 3-state outputs) Octal D-type Transparent Latches (with inverted 3-state outputs) REJ03D0619-0300 Rev.3.00 Mar 25, 2009 Description When the latch enable input is high, the Q outputs of HD74HC373 will follow the D inputs and the Q outputs of HD74HC533 will follow the inversion of the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |