Description
www.DataSheet4U.com 128MBit MOBILE SDR SDRAMs based on 1M x 4Bank x32 I/O Specification of 128M (4Mx32bit) Mobile SDRAM Memory Cell Array - Organiz.
and is subject to change without notice.
Features
* Standard SDRAM Protocol Clock Synchronization Operation - All the commands registered on positive edge of basic input clock (CLK)
* MULTIBANK OPERATION - Internal 4bank operation - During burst Read or Write operation, burst Read or Write for a different bank is performed. - Duri
Applications
* which requires large memory density and high bandwidth. It is organized as 4banks of 1,048,576x32. Mobile SDRAM is a type of DRAM which operates in synchronization with input clock. The Hynix Mobile SDRAM latch each control signal at the rising edge of a basic input clock (CLK) and input/output data
