HY57V281620FLTP Description
128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O Document Title 4Bank x 2M x 16bits Synchronous DRAM Revision History Revision No.0.1 1.0 1.1 Init.HY57V281620FLTP Features
* Voltage: VDD, VDDQ 3.3V supply voltage All device pins are compatible with LVTTL interface 54 Pin TSOPII (Lead Free Package) All inputs and outputs referenced to positive edge of system clock Data mask function by UDQM, LDQMHY57V281620FLTP Applications
* which require wide data I/O and high bandwidth. HY57V281620F(L/S)T(P) series is organized as 4banks of 2,097,152 x 16. HY57V281620F(L/S)TP is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock inp
📁 Related Datasheet
📌 All Tags
