HY57V641620LTP - Synchronous DRAM Memory 64Mbit
and is subject to change without notice.
Hynix does not assume any responsibility for use of circuits described.
No patent licenses are implied.
Rev.
0.1 / Jan.
2007 1 Free Datasheet http://www.0PDF.com Synchronous DRAM Memory 64Mbit (4Mx16bit) HY57V641620F(L/S)TP Series DESCRIPTION The Hynix HY5
HY57V641620LTP Features
* Voltage: VDD, VDDQ 3.3V supply voltage All device pins are compatible with LVTTL interface 54 Pin TSOPII (Lead or Lead Free Package) All inputs and outputs referenced to positive edge of system clock Data mask function by UDQM, LDQM
