Datasheet4U Logo Datasheet4U.com

HY5DU12822AT 512Mb DDR SDRAM

📥 Download Datasheet  Datasheet Preview Page 1

Description

www.DataSheet4U.com HY5DU12422A(L)T HY5DU12822A(L)T HY5DU121622A(L)T 512Mb DDR SDRAM HY5DU12422A(L)T HY5DU12822A(L)T HY5DU121622A(L)T This document.
and is subject to change without notice.

📥 Download Datasheet

Preview of HY5DU12822AT PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional da

Applications

* which requires large memory density and high bandwidth. This Hynix 512Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data str

HY5DU12822AT Distributors

📁 Related Datasheet

📌 All Tags

Hynix Semiconductor HY5DU12822AT-like datasheet