* VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional da
HY5DU12822B Datasheet (407.17 KB)
HY5DU12822B
Hynix Semiconductor
407.17 KB
512 mb ddr sdram.
HY5DU12422B(L)TP HY5DU12822B(L)TP HY5DU121622B(L)TP
512Mb DDR SDRAM
HY5DU12422B(L)TP HY5DU12822B(L)TP HY5DU121622B(L)TP
This document is a general p.
📁 Related Datasheet
HY5DU12822ALT 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU12822AT 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU12822C 512 Mb DDR SDRAM (Hynix Semiconductor)
HY5DU12822DF 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU12822DFP 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU12822DLTP 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU12822DTP 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622ALT 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622AT 512Mb DDR SDRAM (Hynix Semiconductor)
HY5DU121622B 512 Mb DDR SDRAM (Hynix Semiconductor)
