HY5DU561622EFP - (HY5DU561622EFP / HY5DU56822EFP) 256Mb DDR SDRAM
and is subject to change without notice.
Hynix Semiconductor does not assume any responsibility for use of circuits described.
No patent licenses are implied.
Rev.
1.1 / June 2006 1 HY5DU56822E(L)FP HY5DU561622E(L)FP 1 Revision History Revision No.
1.0 1.1 First release Added CL2 & CL2.5 values t
HY5DU561622EFP Features
* VDD, VDDQ = 2.5V ± 0.2V for DDR200, 266, 333 VDD, VDDQ = 2.6V +0.1V / -0.2V for DDR400 All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Sour
