8T73S208B-01 LVPECL Clock Divider and Fanout Buffer

IDT

Description

2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer 8T73S208B-01 Datasheet General .
The 8T73S208B-01 is a high-performance differential LVPECL clock divider and fanout buffer.

📥 Download Datasheet

8T73S208B-01 Datasheet Preview — Preview of 8T73S208B-01 PDF

Datasheet Specifications

Part number: 8T73S208B-01
Manufacturer: IDT
File Size: 332.92 KB
Datasheet: 8T73S208B-01-IDT.pdf
Description: LVPECL Clock Divider and Fanout Buffer

Features

* One differential input reference clock
* Differential pair can accept the following differential input levels: LVDS, LVPECL, CM

Applications

* demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count. Each output can be individually enabled or disabled in the high-impedance state controlled by a I2C register. On power-up

8T73S208B-01 Distributors

📁 Related Datasheet

8T73S208 8T73S1802 8T74S208B

📌 All Tags

8T73S208B-01 LVPECL Clock Divider and Fanout Buffer IDT

IDT 8T73S208B-01-like datasheet