Datasheet4U Logo Datasheet4U.com

8T73S208B-01 - LVPECL Clock Divider and Fanout Buffer

8T73S208B-01 Description

2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer 8T73S208B-01 Datasheet General .
The 8T73S208B-01 is a high-performance differential LVPECL clock divider and fanout buffer.

8T73S208B-01 Features

* One differential input reference clock
* Differential pair can accept the following differential input levels: LVDS, LVPECL, CM

8T73S208B-01 Applications

* demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count. Each output can be individually enabled or disabled in the high-impedance state controlled by a I2C register. On power-up

📥 Download Datasheet

Preview of 8T73S208B-01 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
8T73S208B-01
Manufacturer
IDT
File Size
332.92 KB
Datasheet
8T73S208B-01-IDT.pdf
Description
LVPECL Clock Divider and Fanout Buffer

📁 Related Datasheet

  • 8T73S208 - Differential LVPECL Clock Divider and Fanout Buffer (Integrated Device Technology)
  • 8T73S1802 - 1:2 Clock Fanout Buffer and Frequency Divider (Renesas)
  • 8T74S208B - LVDS Clock Divider and Fanout Buffer (Renesas)

📌 All Tags

IDT 8T73S208B-01-like datasheet