Download Datasheet (662.89 KB)
IC42S16160
Integrated Circuit Solution
662.89 KB
1m x 16bit dynamic ram.
IC41C16100S IC41LV16100S
Document Title
1M x 16 bits Dynamic RAM with EDO Page Mode
Revision Histor.
The ICSI IC41C16100S and IC41LV16100S are 1,048,576 x
KEY TIMING PARAMETERS
Parameter
Max. RAS Acce.
📁 Related Datasheet
IC42S16800 - 4M x 8M x 4 Banks SDRAM
(Integrated Circuit Solution)
IC42S81600/IC42S81600L IC42S16800/IC42S16800L
Document Title
4(2)M x 8(16) Bit x 4 Banks (128-MBIT) SDRAM
Revision History
Revision No
0A 0B 0C 0D 0E.
IC42S16800L - 4M x 8M x 4 Banks SDRAM
(Integrated Circuit Solution)
IC42S81600/IC42S81600L IC42S16800/IC42S16800L
Document Title
4(2)M x 8(16) Bit x 4 Banks (128-MBIT) SDRAM
Revision History
Revision No
0A 0B 0C 0D 0E.
IC42S32200 - 512K Words x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
(Integrated Circuit Systems)
IC42S32200 IC42S32200L
Document Title
512K x 32 Bit x 4 Banks (64-MBIT) SDRAM
Revision History
.. Revision
No
History
Initial Draf.
IC42S32200L - 512K Words x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
(Integrated Circuit Systems)
IC42S32200 IC42S32200L
Document Title
512K x 32 Bit x 4 Banks (64-MBIT) SDRAM
Revision History
.. Revision
No
History
Initial Draf.
IC42S32202 - 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM
(Integrated Circuit Solution)
IC42S32202/L
Document Title
512K x 32 Bit x 4 Banks (64-MBIT) SDRAM
Revision History
.. Revision
No
History
Initial Draft
Draft D.
IC42S32202L - 512K x 32 Bit x 4 Banks (64-MBIT) SDRAM
(Integrated Circuit Solution)
IC42S32202/L
Document Title
512K x 32 Bit x 4 Banks (64-MBIT) SDRAM
Revision History
.. Revision
No
History
Initial Draft
Draft D.
