ICS9112-18 - Zero Delay / Low Skew Buffer

Product Overview

Integrated Circuit Systems

Datasheet Details

Part number	ICS9112-18
Manufacturer	Integrated Circuit Systems
File Size	97.35 KB
Description	Zero Delay / Low Skew Buffer
Datasheet	ICS9112-18 Datasheet
Additional preview pages of the ICS9112-18 datasheet.

Product details

Description

w w The ICS9112-18 is a low jitter, low skew, high performance Phase Lock Loop (PLL) based zero delay buffer for high speed applications.Based on ICS’ proprietary low jitter PLL techniques, the device provides eight low skew outputs at speeds up to 160 MHz at 3.3V.The ICS9112-18 includes a bank of four outputs running at 1/2X.In the zero delay mode, the rising edge of the input clock is aligned with the rising edges of all eight outputs.Compared to competitive CMOS devices, the ICS9112-18

Features

Packaged in 16 pin SOIC Zero input-output delay Four 1X outputs plus four 1/2X outputs Output to output skew is less than 250 ps Output clocks up to 160 MHz at 3.3V Ability to generate 2X the input Full CMOS outputs with 18 mA output drive capability at TTL levels at 3.3V spectrum clock generators ICS manufactures the largest variety of clock generators and buffers and is the largest clock supplier in the world.
Sp.

📁 Similar Datasheet

ICS9112-26 - Low Skew Output Buffer (Renesas)
ICS9112A-16 - Low Skew Output Buffer (Renesas)
ICS91305 - High Performance Communication Buffer (Renesas)
ICS91305I - High Performance Communication Buffer (Renesas)
ICS9148-25 - Pentium/Pro System and Cyrix Clock Chip (ICST)
ICS9169-01 - Frequency Generator and Integrated Buffers (Renesas)
ICS91718 - Clock Generator (Renesas)
ICS91720 - Clock Generator (Renesas)

Other Datasheets by Integrated Circuit Systems

ICS9112-16 - Low Skew Output Buffer
ICS9112-17 - Low Skew Output Buffer
ICS9112-05 - VCXO and Set-Top Clock Source
ICS9112-06 - (ICS9112-06/07) Low Skew Output Buffer
ICS9112-07 - (ICS9112-06/07) Low Skew Output Buffer
ICS9112-27 - Low Skew PCI/PCI-X Buffer

Published: Feb 10, 2006 |