ICS9112-18 Datasheet - Integrated Circuit Systems

datasheet Preview Page 1 from Datasheet4u.com

ICS9112-18 Zero Delay / Low Skew Buffer

.
w w The ICS9112-18 is a low jitter, low skew, high performance Phase Lock Loop (PLL) based zero delay buffer for high speed applications.

ICS9112-18_IntegratedCircuitSystems.pdf

ICS9112-18 Datasheet Preview — Preview of ICS9112-18 PDF

Datasheet Details

Part number:

ICS9112-18

Manufacturer:

Integrated Circuit Systems

File Size:

97.35 KB

Description:

Zero Delay / Low Skew Buffer

Features

* Packaged in 16 pin SOIC Zero input-output delay Four 1X outputs plus four 1/2X outputs Output to output skew is less than 250 ps Output clocks up to 160 MHz at 3.3V Ability to generate 2X the input Full CMOS outputs with 18 mA out

Applications

* Based on ICS’ proprietary low jitter PLL techniques, the device provides eight low skew outputs at speeds up to 160 MHz at 3.3V. The ICS9112-18 includes a bank of four outputs running at 1/2X. In the zero delay mode, the rising edge of the input clock is aligned with the rising edges of all eight o

ICS9112-18 Distributors

📁 Related Datasheet

ICS9112-26 ICS9112A-16 ICS91305 ICS91305I ICS9148-25 ICS9169-01

📌 All Tags

ICS9112-18 Zero Delay Low Skew Buffer Integrated Circuit Systems

Integrated Circuit Systems ICS9112-18-like datasheet