MK2049-34A
Description
The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 k Hz clock input as a reference, the MK2049-34A generates T1, E1, T3, E3, ISDN, x DSL, and other munications frequencies. This allows for the generation of clocks frequency-locked and phase-locked to an 8 k Hz backplane clock, simplifying clock synchronization in munications systems. The MK2409-34 can also accept a T1 or E1 input clock and provide the same output for loop timing. All outputs are frequency locked together and to the input. This part also has a jitter-attenuated Buffer capability. In this mode, the MK2049-34A is ideal for filtering jitter from 27 MHz video clocks or other clocks with high jitter. ICS can customize these devices for many other different frequencies.
Features
- -
- -
Packaged in 20-pin SOIC 3.3 V + 5% operation Fixed I/O phase relationship on all selections Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE,...
