Datasheet4U Logo Datasheet4U.com

MK2049-45 - CLOCK PLL

MK2049-45 Description

3.3 VOLT COMMUNICATIONS CLOCK PLL DATASHEET MK2049-45 .
The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation.

MK2049-45 Features

* Packaged in 20 pin SOIC
* 3.3 V + 5% operation
* Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E
* Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50

📥 Download Datasheet

Preview of MK2049-45 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • MK2049-01 - Communications Clock PLL (Integrated Circuit Systems)
  • MK2049-02 - Communications Clock PLLs (Integrated Circuit Systems)
  • MK2049-03 - Communications Clock PLLs (Integrated Circuit Systems)
  • MK2049-34 - 3.3 V Communications Clock PLL (Integrated Circuit Systems)
  • MK2049-34A - 3.3 Volt Communications Clock VCXO PLL (Integrated Circuit Systems)
  • MK2049-35 - 3.3 V Communications Clock PLL (Integrated Circuit Systems)
  • MK2049-36 - 3.3 V Communications Clock PLL (Integrated Circuit Systems)
  • MK2042-01 - Communications Clock Monitor (Integrated Circuit Systems)

📌 All Tags

Renesas MK2049-45-like datasheet

MK2049-45 Stock/Price