Datasheet4U Logo Datasheet4U.com

MK2049-36 3.3 V Communications Clock PLL

MK2049-36 Description

PRELIMINARY INFORMATION MK2049-36 3.3 V Communications Clock PLL .
The MK2049-36 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies.

MK2049-36 Features

* Packaged in 20 pin SOIC
* 3.3 V ±5% operation
* Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E
* Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 M

MK2049-36 Applications

* dept. at 408-297-1201 for the recommended value for your app. Frequency Select 0. Determines CLK input/outputs per tables on page 4. Type: XI, XO = crystal connections, I = Input, O = output, P = power supply connection, LF = loop filter connections 2 Revision 120400 Integrated Circuit Systems, In

📥 Download Datasheet

Preview of MK2049-36 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

📌 All Tags

Integrated Circuit Systems MK2049-36-like datasheet