Datasheet4U Logo Datasheet4U.com

IDTCV119E Datasheet - Integrated Device Technology

IDTCV119E - CLOCK GENERATOR FOR DESKTOP PC PLATFORMS

KEY SPECIFICATION: * * * * CPU/SRC CLK cycle to cycle jitter < 125ps SATA CLK cycle to cycle jitter < 125ps PCI CLK cycle to cycle jitter < 250ps Static PLL frequency divide error as low as 36 ppm FUNCTIONAL BLOCK DIAGRAM DataSheet4U.com PLL1 SSC EasyN Programming

IDTCV119E Features

* 4 PLL architecture Linear frequency programming Independent frequency programming and SSC control Band-gap circuit for differential output High power-noise rejection ratio 66MHz to 533MHz

IDTCV119E_IntegratedDeviceTechnology.pdf

Preview of IDTCV119E PDF
IDTCV119E Datasheet Preview Page 2 IDTCV119E Datasheet Preview Page 3

Datasheet Details

Part number:

IDTCV119E

Manufacturer:

Integrated Device Technology

File Size:

225.86 KB

Description:

Clock generator for desktop pc platforms.

📁 Related Datasheet

📌 All Tags