IDTCSP2510C Datasheet - Integrated Device

IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER

FUNCTIONAL BLOCK DIAGRAM 11 G 3 Y0 4 Y1 5 Y2 8 Y3 9 Y4 15 Y5 16 Y6 17 CLK 24 PLL 13 FBIN 21 AV DD 23 12 FBOUT Y9 20 Y8 Y7 ºC TEMPERATURE RANGE 0º ºC TO 85º 1 c 1999 Integrated Device Technology, Inc. The IDT logo is a registered trademark of Integrated Device Technology, Inc. OCTOBER 2000 DSC-.

IDTCSP2510C Features

* Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications

* Distributes one clock input to one bank of ten outputs

* Output enable bank control

* External feedback (FBIN) pin is used to synchronize the outputs to the clock input signal

* No exter

IDTCSP2510C_IntegratedDeviceTechnology.pdf

IDTCSP2510C Datasheet Preview — Preview of IDTCSP2510C PDF

Datasheet Details

Part number:

IDTCSP2510C

Manufacturer:

Integrated Device

File Size:

63.40 KB

Description:

3.3v phase-lock loop clock driver zero delay buffer.

📁 Related Datasheet

IDTCSP2510D 3.3V PHASE-LOCK LOOP CLOCK DRIVER (IDT)

IDTCSPF2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER (Integrated Device Technology)

IDTCSPT855 2.5V PHASE LOCKED LOOP CLOCK DRIVER (Integrated Device Technology)

IDTCSPT855 2.5V PHASE LOCKED LOOP CLOCK DRIVER (Renesas)

IDTCSPT857 2.5V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER (Integrated Device Technology)

IDTCSPT857A 2.5V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER (Integrated Device Technology)

IDTCSPT857C 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER (Integrated Device Technology)

IDTCSPT857D 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER (Integrated Device Technology)

TAGS

IDTCSP2510C IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER Integrated Device

IDTCSP2510C Distributor