* 100 percent bus utilization
* No wait cycles between Read and Write
* Internal self-timed write cycle
* Individual Byte Write Control
* Single R/W (Read/Write) control pin
* Clock controlled, registered address, data and control
* Interleave
IS61NVP204836B Datasheet (1.36 MB)
IS61NVP204836B
Integrated Silicon Solution
1.36 MB
Pipeline (no wait) state bus sram.
IS61NLP204836B/IS61NVP/NVVP204836B IS61NLP409618B/IS61NVP/NVVP409618B
2M x 36 and 4M x 18
JULY 2019
72Mb, PIPELINE 'NO WAIT' STATE BUS SRAM
FEATU.
📁 Related Datasheet
IS61NVP204818A 36Mb STATE BUS SRAM (Integrated Silicon Solution)
IS61NVP25618A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)
IS61NVP25636A 9Mb STATE BUS SRAM (ISSI)
IS61NVP25636B 9Mb STATE BUS SRAM (ISSI)
IS61NVP25672 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)
IS61NVP10018 (IS61NVP10018 / IS61NVP51236) State Bus SRAM (ISSI)
IS61NVP102418 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)
IS61NVP102418B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)
IS61NVP102436A 36Mb STATE BUS SRAM (Integrated Silicon Solution)
IS61NVP12818A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)
