* 100 percent bus utilization
* No wait cycles between Read and Write
* Internal self-timed write cycle
* Individual Byte Write Control
* Single R/W (Read/Write) control pin
* Clock controlled, registered address, data and control
* Interleaved
IS61NVP102418B Datasheet (1.92 MB)
IS61NVP102418B
ISSI
1.92 MB
18mb state bus synchronous sram.
IS61NLP51236(32)B/IS61NVP51236(32)B/IS61NVVP51236(32)B IS61NLP102418B/IS61NVP102418B/IS61NVVP102418B
512K x36 and 1024K x18 18Mb, PIPELINE 'NO WAIT' .
📁 Related Datasheet
IS61NVP102418 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)
IS61NVP102436A 36Mb STATE BUS SRAM (Integrated Silicon Solution)
IS61NVP10018 (IS61NVP10018 / IS61NVP51236) State Bus SRAM (ISSI)
IS61NVP12818A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)
IS61NVP12836A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)
IS61NVP204818A 36Mb STATE BUS SRAM (Integrated Silicon Solution)
IS61NVP204836B PIPELINE (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)
IS61NVP25618A (IS61NVPxxxxxA) STATE BUS SRAM (ISSI)
IS61NVP25636A 9Mb STATE BUS SRAM (ISSI)
IS61NVP25636B 9Mb STATE BUS SRAM (ISSI)
