Datasheet4U Logo Datasheet4U.com

MK2049-45 3.3V Communications Clock PLL

MK2049-45 Description

MK2049-45 3.3V Communications Clock PLL .
The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation.

MK2049-45 Features

* Packaged in 20 pin SOIC
* 3.3 V + 5% operation
* Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz Locks

📥 Download Datasheet

Preview of MK2049-45 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

📌 All Tags

Integrated Circuit Systems MK2049-45-like datasheet