Datasheet4U Logo Datasheet4U.com

M2S56D30ATP75A, M2S Datasheet - Mitsubishi

M2S56D30ATP75A 256M Double Data Rate Synchronous DRAM

M2S56D20AKT is a 4-bank x 16,777,216-word x 4-bit, M2S56D30AKT is a 4-bank x 8,388,608-word x 8-bit, M2S56D40AKT is a 4-bank x 4,194,304-word x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is re.

M2S56D30ATP75A Features

* - Vdd=Vddq=2.5V+0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inputs (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on each po

M2S-56D3.pdf

This datasheet PDF includes multiple part numbers: M2S56D30ATP75A, M2S. Please refer to the document for exact specifications by model.
M2S56D30ATP75A Datasheet Preview Page 2 M2S56D30ATP75A Datasheet Preview Page 3

Datasheet Details

Part number:

M2S56D30ATP75A, M2S

Manufacturer:

Mitsubishi

File Size:

824.59 KB

Description:

256m double data rate synchronous dram.

Note:

This datasheet PDF includes multiple part numbers: M2S56D30ATP75A, M2S.
Please refer to the document for exact specifications by model.

📁 Related Datasheet

M2S56D30ATP 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30ATP-10 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30ATP-10L 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30ATP-75 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30ATP-75A 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30ATP-75AL 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30ATP-75L 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30AKT 256M Double Data Rate Synchronous DRAM (Mitsubishi)

TAGS

M2S56D30ATP75A M2S 256M Double Data Rate Synchronous DRAM Mitsubishi

M2S56D30ATP75A Distributor