Datasheet4U Logo Datasheet4U.com

M2S56D30TP Datasheet - Mitsubishi

M2S56D30TP 256M Double Data Rate Synchronous DRAM

M2S56D20TP is a 4-bank x 16777216-word x 4-bit, M2S56D30TP is a 4-bank x 8388608-word x 8-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobe, and output data an.

M2S56D30TP Features

* - Vdd=Vddq=2.5v±0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inputs (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on each po

M2S56D30TP Datasheet (259.90 KB)

Preview of M2S56D30TP PDF

Datasheet Details

Part number:

M2S56D30TP

Manufacturer:

Mitsubishi

File Size:

259.90 KB

Description:

256m double data rate synchronous dram.

📁 Related Datasheet

M2S56D30TP-10 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30TP-75 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30AKT 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30AKT-10 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30AKT-10L 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30AKT-75 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30AKT-75A 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30AKT-75AL 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30AKT-75L 256M Double Data Rate Synchronous DRAM (Mitsubishi)

M2S56D30ATP 256M Double Data Rate Synchronous DRAM (Mitsubishi)

TAGS

M2S56D30TP 256M Double Data Rate Synchronous DRAM Mitsubishi

Image Gallery

M2S56D30TP Datasheet Preview Page 2 M2S56D30TP Datasheet Preview Page 3

M2S56D30TP Distributor