Datasheet4U Logo Datasheet4U.com

SN74LS181

4-BIT ARITHMETIC LOGIC

SN74LS181 General Description

The SN54 / 74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select Inputs (S0 . . . S3) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. .

SN74LS181 Datasheet (277.70 KB)

Preview of SN74LS181 PDF

Datasheet Details

Part number:

SN74LS181

Manufacturer:

Motorola

File Size:

277.70 KB

Description:

4-bit arithmetic logic.
4-BIT ARITHMETIC LOGIC UNIT The SN54 / 74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic, operations on two v.

📁 Related Datasheet

SN74LS181 - ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS (Texas Instruments)
SN54LS181, SN54S181 SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS SDLS136 – DECEMBER 1972 – REVISED MARCH 1988 PRODUCTION DATA infor.

SN74LS182 - Carry Lookahead Generator / Low Power Schottky (Motorola)
Free Datasheet http://../ Free Datasheet http://../ Free Datasheet http://../ Free Datasheet htt.

SN74LS10 - TRIPLE 3-INPUT NAND GATE (Motorola)
.

SN74LS10 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
SN5410, SN54LS10, SN54S10, SN7410, SN74LS10, SN74S10 TRIPLE 3-INPUT POSITIVE-NAND GATES SDLS035A – DECEMBER 1983 – REVISED APRIL 2003 PRODUCTION DATA.

SN74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
SN74LS10 TRIPLE 3-INPUT NAND GATE VCC 14 13 12 11 10 9 8 1234567 GND Symbol VCC Supply Voltage Parameter TA Operating Ambient Temperature Ra.

SN74LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output.

SN74LS107A - DUAL J-K FLIP-FLOPS (Texas Instruments)
SN54107, SN54LS107A, SN74107, SN74LS107A DUAL J-K FLIP-FLOPS WITH CLEAR SDLS036 – DECEMBER 1983 – REVISED MARCH 1988 PRODUCTION DATA information is c.

SN74LS109 - LOW POWER SCHOTTKY (ON Semiconductor)
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed pletely independent transition clocked JK flip-flops.

TAGS

SN74LS181 4-BIT ARITHMETIC LOGIC Motorola

Image Gallery

SN74LS181 Datasheet Preview Page 2 SN74LS181 Datasheet Preview Page 3

SN74LS181 Distributor