Datasheet4U Logo Datasheet4U.com

74LS174 - Hex/Quad D Flip-Flops

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the setup time requirements is transferred to the Q outpu

Features

  • Y Y Y Y Y Y Y Y LS174 contains six flip-flops with single-rail outputs LS175 contains four flip-flops with double-rail outputs Buffered clock and direct clear inputs Individual data input to each flip-flop.

📥 Download Datasheet

Datasheet preview – 74LS174

📁 Similar Datasheet

  • 74LS174 - LOW POWER SCHOTTKY (ON Semiconductor)
  • 74LS174 - Hex/Quad D-Type Flip-Flops (Fairchild Semiconductor)
  • 74LS174 - Hex/Quadruple D-type Flip-Flips (Hitachi Semiconductor)
  • 74LS174 - HEX D FLIP-FLOP (Motorola)
  • 74LS174 - HEX/QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • 74LS171 - QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • 74LS173 - 4-BIT D-TYPE REGISTER (Motorola)
  • 74LS175 - HEX/QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • 74LS175 - LOW POWER SCHOTTKY (ON Semiconductor)
  • 74LS175 - Hex/Quad D-Type Flip-Flops (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • 74LS175 - Hex/Quad D Flip-Flops
  • 74LS126A - Quad TRI-STATE Buffer
  • 74LS139 - Decoders/Demultiplexers
  • 74LS14 - Hex Inverters
  • 74LS153 - Dual 4-Line to 1-Line Data Selectors/Multiplexers
  • 74LS154 - 4-Line to 16-Line Decoders/Demultiplexers
  • 74LS155 - Dual 2-Line to 4-Line Decoders/Demultiplexers
  • 74LS163 - Synchronous 4-Bit Binary Counters

Full PDF Text Transcription

Click to expand full text
54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear June 1989 54LS174 DM54LS174 DM74LS174 54LS175 DM54LS175 DM74LS175 Hex Quad D Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) versions feature complementary outputs from each flip-flop Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse When the clock input is at either the high or low level the D input signal has no effect at the output Feat
Published: |