NB6L56 Datasheet - ON Semiconductor

NB6L56 2.5V / 3.3V Dual 2:1 Differential Clock / Data Multiplexer

Pin Name I/O Pin Description 1, 4 5, 8 25, 28 29, 32 INB0, INB0 INB1, INB1 INA0, INA0 INA1, INA1 LVPECL, CML, LVDS Input Noninverted, Inverted Differential Input pairs (Note 1). Default state is indeterminate if left floating open. Do not connect unused input pairs with one input connected to .

NB6L56 Features

* Maximum Input Data Rate > 2.5 Gbps

* Maximum Input Clock Frequency > 2.5 GHz

* Jitter < 1 ps RMS RJ (Data) < 10 ps PP DJ (Data) < 0.7 ps RMS Crosstalk induced jitter (CLOCK)

* 360 ps Max Propagation Delay

* 180 ps Max Rise and Fall Times

* Operating

NB6L56-ONSemiconductor.pdf

NB6L56 Datasheet Preview — Preview of NB6L56 PDF

Datasheet Details

Part number:

NB6L56

Manufacturer:

ON Semiconductor ↗

File Size:

134.48 KB

Description:

2.5v / 3.3v dual 2:1 differential clock / data multiplexer.

📁 Related Datasheet

NB6L572M 2.5V / 3.3V Differential 4:1 Mux To 1:2 CML Clock/Data Fanout / Translator (ON Semiconductor)

NB6L11 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL (ON Semiconductor)

NB6L11M Differential CML Fanout Buffer (ON Semiconductor)

NB6L11S Input to LVDS Fanout Buffer/Translator (ON Semiconductor)

NB6L14 Differential 1:4 LVPECL Fanout Buffer (ON Semiconductor)

NB6L14M Differential 1:4 CML Fanout Buffer (ON Semiconductor)

NB6L14S 2.5V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator (ON Semiconductor)

NB6L16 6GHz/6Gbps 2.5V/3.3V Multi-level Input to Differential Lvecl Clock or Data Translator/receiver/driver Buffer (ON Semiconductor)

TAGS

NB6L56 NB6L56 2.5V 3.3V Dual Differential Clock Data Multiplexer ON Semiconductor

NB6L56 Distributor