NB6N11S Input to LVDS Fanout Buffer/Translator

ON Semiconductor

Description

NB6N11S 3.3 V 1:2 AnyLevelE Input to LVDS Fanout Buffer / Translator .
The NB6N11S is a differential 1:2 Clock or Data Receiver and will accept AnyLevel input signals: LVPECL, CML, LVCMOS, LVTTL, or LVDS.

📥 Download Datasheet

NB6N11S Datasheet Preview — Preview of NB6N11S PDF

Datasheet Specifications

Part number: NB6N11S
Manufacturer: ON Semiconductor ↗
File Size: 314.24 KB
Datasheet: NB6N11S_ONSemiconductor.pdf
Description: Input to LVDS Fanout Buffer/Translator

Features

* Maximum Input Clock Frequency > 2.0 GHz
* Maximum Input Data Rate > 2.5 Gb/s
* 1 ps Maximum of RMS Clock Jitter
* Typically 10 ps of Data Dependent Jitter
* 380 ps Typical Propagation Delay
* 120 ps Typical Rise and Fall Times
* Functionally

Applications

* The NB6N11S has a wide input common mode range from GND + 50 mV to VCC
* 50 mV. Combined with the 50 W internal termination resistors at the inputs, the NB6N11S is ideal for translating a variety of differential or single
* ended Clock or Data signals to 350 mV typical LVDS output lev

NB6N11S Distributors

📁 Related Datasheet

NB632 NB633 NB633EL NB636 NB636DL NB650

📌 All Tags

NB6N11S Input LVDS Fanout Buffer Translator ON Semiconductor

ON Semiconductor NB6N11S-like datasheet