NB6N14S Differential Input to LVDS Fanout Buffer/Translator

ON Semiconductor

Description

NB6N14S 3.3 V 1:4 AnyLevelt Differential Input to LVDS Fanout Buffer/Translator The NB6N14S is a differential 1:4 Clock or Data Receiver and will acce.
Pin Name I/O Description 1 Q1 LVDS Output Non. inverted IN output.

📥 Download Datasheet

NB6N14S Datasheet Preview — Preview of NB6N14S PDF

Datasheet Specifications

Part number: NB6N14S
Manufacturer: ON Semiconductor ↗
File Size: 367.51 KB
Datasheet: NB6N14S_ONSemiconductor.pdf
Description: Differential Input to LVDS Fanout Buffer/Translator

Features

* Maximum Input Clock Frequency > 2.0 GHz
* Maximum Input Data Rate > 2.5 Gb/s
* 1 ps Maximum RMS Clock Jitter
* Typically 10 ps Data Dependent Jitter
* 380 ps Typical Propagation Delay
* 120 ps Typical Rise and Fall Times
* VREF_AC Reference O

Applications

* The NB6N14S has a wide input common mode range from GND + 50 mV to VCC
* 50 mV. Combined with the 50 W internal termination resistors at the inputs, the NB6N14S is ideal for translating a variety of differential or single
* ended Clock or Data signals to 350 mV typical LVDS output lev

NB6N14S Distributors

📁 Related Datasheet

NB632 NB633 NB633EL NB636 NB636DL NB650

📌 All Tags

NB6N14S Differential Input LVDS Fanout Buffer Translator ON Semiconductor

ON Semiconductor NB6N14S-like datasheet