Datasheet Details
- Part number
- 8T73S208B-01
- Manufacturer
- Renesas ↗
- File Size
- 559.66 KB
- Datasheet
- 8T73S208B-01-Renesas.pdf
- Description
- Differential LVPECL Clock Divider and Fanout Buffer
8T73S208B-01 Description
2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer 8T73S208B-01 Datasheet General .
The 8T73S208B-01 is a high-performance differential LVPECL clock divider and fanout buffer.
8T73S208B-01 Features
* One differential input reference clock
* Differential pair can accept the following differential input
levels: LVDS, LVPECL, CML
* Integrated input termination resistors
* Eight LVPECL outputs
* Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8
8T73S208B-01 Applications
* demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count. Each output can be individually enabled or disabled in the high-impedance state controlled by a I2C register. On power-up
📁 Related Datasheet
📌 All Tags