HD74LS11 Datasheet, Gates, Renesas

HD74LS11 Features

• Gates
• Ordering Information
• HD74LS11 Part Name Package Type HD74LS11P DILP-14 pin HD74LS11FPEL SOP-14 pin (JEITA) Package Code (Previous Code) PRDP0014AB-B (DP-14AV)

PDF File Details

Part number:

HD74LS11

Manufacturer:

Renesas ↗

File Size:

97.84kb

Download:

📄 Datasheet

Description:

Triple 3-input positive and gates.

TAGS

HD74LS11

Renesas

📁 Related Datasheet

HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
Unit: mm 19.20 20.32 Max 14 8 6.30 7.40 Max 1 2.39 Max 1.30 7 7.62 0.51 Min 2.54 Min 5.06 Max 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° + 0.

HD74LS10 - Triple 3-Input Positive NAND Gates (Renesas)
HD74LS10 Triple 3-Input Positive NAND Gates Features • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviat.

HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
Unit: mm 19.20 20.32 Max 14 8 6.30 7.40 Max 1 2.39 Max 1.30 7 7.62 0.51 Min 2.54 Min 5.06 Max 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° + 0.

HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Renesas)
HD74LS107A Dual J-K Negative-edge-triggered Flip-Flops (with Clear) REJ03D0425–0300 Rev.3.00 Jul.13.2005 Features • Ordering Information Part Name .

HD74LS107AP - Dual J-K Negative-edge-triggered Flip-Flops (Renesas)
HD74LS107A Dual J-K Negative-edge-triggered Flip-Flops (with Clear) REJ03D0425–0300 Rev.3.00 Jul.13.2005 Features • Ordering Information Part Name .

HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit.

HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit.

HD74LS10P - Triple 3-Input Positive NAND Gates (Renesas)
HD74LS10 Triple 3-Input Positive NAND Gates Features • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviat.

HD74LS11 - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
Unit: mm 19.20 20.32 Max 14 8 6.30 7.40 Max 1 2.39 Max 1.30 7 7.62 0.51 Min 2.54 Min 5.06 Max 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° + 0.

HD74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hit.