ICS98UAE877A - 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER
The PLL clock buffer, ICS98UAE877A, is designed for a VDDQ of 1.5V, an AVDD of 1.5V and differential data input and output levels.
ICS98UAE877A is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to ten differential pair of clock outputs (CLKT[0:9], CLKC[0:9])
ICS98UAE877A Features
* Low skew, low jitter PLL clock driver
* 1 to 10 differential clock distribution
* Feedback pins for input to output synchronization
* Spread Spectrum tolerant inputs
* Auto PD when input signal is at a certain logic state
* Available in 52-ball VFBGA