* priority encoding of the inputs to ensure that only the highest order data line is encoded. Nine input lines are encoded to a four line BCD output. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at high logic level. All data input and o
M54HC147 Datasheet (241.83 KB)
M54HC147
241.83 KB
10 to 4 line priority encoder.
M54HC147 M74HC147
10 TO 4 LINE PRIORITY ENCODER
. . . . . . . .
HIGH SPEED tPD = 15 ns (TYP.) at VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) a.
📁 Related Datasheet
M54HC14 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC148 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC10 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC107 DUAL J-K FLIP FLOP WITH CLEAR (ST Microelectronics)
M54HC109 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC11 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC112 DUAL J-K FLIP FLOP (ST Microelectronics)
M54HC113 DUAL J-K FLIP FLOP (ST Microelectronics)
M54HC123 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (ST Microelectronics)
