K4S281632C-TP75 - 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL

Samsung semiconductor

Datasheet Details

Part number	K4S281632C-TP75
Manufacturer	Samsung semiconductor
File Size	47.25 KB
Description	128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL
Datasheet	K4S281632C-TP75_Samsungsemiconductor.pdf

The K4S281632C is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with

JEDEC standard 3.3V power supply.
LVTTL compatible with multiplexed address.
Four banks operation.
MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
All inputs are sampled at the positive going edge of the system clock.
Burst read single-bit write operation.
DQM for masking.
Auto & self refresh.
64ms refresh period (4K cycle.

📁 K4S281632C-TP75 Similar Datasheet

K4S281632I - JEDEC standard 3.3V power supply LVTTL compatible (Samsung Semiconductor)
K4S281632K - 128Mb K-die SDRAM (Samsung)
K4S280432I - JEDEC standard 3.3V power supply LVTTL compatible (Samsung Semiconductor)
K4S280832B - 128M-bit SDRAM (Samsung Electronics)
K4S280832I - JEDEC standard 3.3V power supply LVTTL compatible (Samsung Semiconductor)
K4S1G0632D - SDRAM stacked 1Gb D-die (Samsung Electronics)
K4S1G0732D - SDRAM stacked 1Gb D-die (Samsung Electronics)
K4S510432D - 512Mb D-die SDRAM (Samsung)

Other Datasheets by Samsung semiconductor

Published: Apr 7, 2005 |