Datasheet4U Logo Datasheet4U.com

74HC125D - Quad Bus Buffer

Datasheet Summary

Description

2.

The 74HC125D,74HC126D are high speed CMOS QUAD BUS BUFFERs fabricated with silicon gate C2MOS technology.

Features

  • (1) High speed: tpd = 10 ns (typ. ) at VCC = 6.0 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V 4. Packaging SOIC14 ©2016 Toshiba Corporation 1 Start of commercial production 2016-02 2016-08-04 Rev.4.0 5. Pin Assignment 74HC125D 74HC125D,74HC126D 74HC126D 6. Marking 74HC125D 7. IEC Logic Symbol 74HC125D 74HC126D 74HC126D ©2016 Toshiba Corporation 2 2016-08-04 Rev.4.0 8.

📥 Download Datasheet

Datasheet preview – 74HC125D

Datasheet Details

Part number 74HC125D
Manufacturer Toshiba
File Size 192.77 KB
Description Quad Bus Buffer
Datasheet download datasheet 74HC125D Datasheet
Additional preview pages of the 74HC125D datasheet.

📁 Similar Datasheet

  • 74HC125D - Quad buffer/line driver (nexperia)
  • 74HC125 - Quadruple Buffers (Texas Instruments)
  • 74HC125 - QUADRUPLE 3-STATE BUFFERS (Diodes)
  • 74HC125 - Quad buffer/line driver (NXP)
  • 74HC125 - Quad buffer/line driver (nexperia)
  • 74HC125-Q100 - Quad buffer/line driver (nexperia)
  • 74HC125S14 - QUADRUPLE 3-STATE BUFFERS (Diodes)
  • 74HC125T14 - QUADRUPLE 3-STATE BUFFERS (Diodes)
  • 74HC123 - High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators (Texas Instruments)
  • 74HC123 - Dual retriggerable monostable multivibrator (Philips)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC125D,74HC126D 74HC125D,74HC126D 1. Functional Description • Quad Bus Buffer, Non-Inverted 3-State Outputs 74HC125D: Quad Bus Buffer 74HC126D: Quad Bus Buffer 2. General The 74HC125D,74HC126D are high speed CMOS QUAD BUS BUFFERs fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The 74HC125D requires the 3-state control input G to be set high to place the output into the high impedance state, whereas the 74HC126D requires the control input to be set low to place the output into high impedance. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3.
Published: |