EDI88128C - 128Kx8 MONOLITHIC SRAM
I/O0-7 Data Inputs/Outputs A0-16 Address Inputs WE# Write Enable CS1#, CS2 Chip Selects OE# Output Enable VCC Power (+5V ±10%) VSS Ground NC Not Connected BLOCK DIAGRAM * Pin 30 is NC for 88128 or CS2 for 88130.
WE# CS1# CS2 OE# White Electronic Designs Corp.
reserves the right to
EDI88128C Features
* Access Times of 70, 85, 100ns
* Available with Single Chip Selects (EDI88128) or Dual Chip Selects (EDI88130)
* 2V Data Retention (LP Versions)
* CS# and OE# Functions for Bus Control
* TTL Compatible Inputs and Outputs
* Fully Static, No Clocks
